

FIG. 1

Prior Art







FIG. 2








FIG. 5




FIG. 6




FIG. 7




FIG. 8






FIG. 9




FIG. 10

Second Embodiment




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

Refresh Command Generator





FIG. 16






FIG. 17A

Normal Refresh Operation




FIG. 17B

Refresh Operation (1)




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22






FIG. 23



**FIG. 24**






FIG. 25




FIG. 26

Command is input at phase "a" side




FIG. 27

Command is input at phase "b" side




FIG. 28

Command is input at phases "a" and "b" at random




FIG. 29




FIG. 30




FIG. 31





FIG. 32





**FIG. 33**





FIG. 34




FIG. 35




FIG. 36




FIG. 37





FIG. 38



**FIG. 39**  
 Fifth Embodiment





FIG. 40



External Operation Cycle = 3ECLK



FIG. 41




FIG. 42






FIG. 43



RD3 is neglected by Dis at internal operation cycles 2, 4, 6.


External Operation Cycle = 3ECLK

FIG. 44



RD3 is neglected by Dis at internal operation cycles 2, 4, 6.

FIG. 45






FIG. 47




FIG. 48






FIG. 49




FIG. 50




FIG. 51A



FIG. 51B



FIG. 52




FIG. 53

